32‑bits MIPS Processor
Verilog
• Implemented a single‑cycle model for the MIPS processor.
• Advanced the design by incorporating a pipelining model.
• Conducted thorough simulations using testbenches, ensuring the reliability and functionality of the MIPS processor design under various sce‑
nario
